



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/898,185	07/03/2001	Kouji Kumada	70904-56232	9635
21874	7590	11/01/2005		
EDWARDS & ANGELL, LLP P.O. BOX 55874 BOSTON, MA 02205			EXAMINER LESPERANCE, JEAN E	
			ART UNIT	PAPER NUMBER
			2674	
DATE MAILED: 11/01/2005				

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/898,185

Applicant(s)

KUMADA ET AL.

Examiner

Jean E Lesperance

Art Unit

2674

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 16 August 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-30 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,2,4,6,10-12,18-21 and 27-30 is/are rejected.
- 7) ☒ Claim(s) 3, 5, 7-9, 13-17 and 22-26 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 03 July 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
- Paper No(s)/Mail Date 8/31/05

- 4) ☐ Interview Summary (PTO-413)
- Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

1. The amendment filed August 16, 2005 is entered and claims 1-30 are pending.

Response to Arguments

2. Applicant's arguments with respect to claims 1-30 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1, 2, 4, 6, 10-12, 18-21, 21 and 27-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent # 5,798,740 ("Bitzakidis et al.") in view of US Patent # 6,466,191 ("Choi et al.").

Regarding claim 1, Bitzakidis et al. teach a drive circuit for use in a liquid crystal display (an active matrix liquid crystal display device having a row and column array of picture elements which each include a switching device and which are driven by a drive circuit via sets of row and column address conductors to which selection and data signals are applied respectively (abstract)),

said drive circuit supplying source signal from a source driver to pixel electrodes through switching by means of thin film transistors according to scan signals from a gate driver (the panel 10 is of a known kind and can be of the type using TFTs or two terminal non-linear devices as switching devices for the picture elements. FIGS. 2A and 2B show respectively the circuit configurations of a typical picture element of a TFT active matrix panel and a two terminal non-linear device active matrix panel. In the former, FIG. 2A, the gate of the TFT, 25, is connected to a row address conductor 14 and its source and drain terminals are connected respectively to a column address conductor 16 and an electrode of a display element 30 (column 6, lines 27-42)), said drive circuit comprising adjusting means for adjusting potential differences between the pixel electrodes and a common electrode, (data signal adjustment circuit Fig.1 (40) to the capacitive capacitor Fig.2 (Cs) across the transistor (25). Accordingly, the prior art teaches all the claimed limitations with the exception of providing a voltage level altering means for shifting voltage levels of the source signals supplied by the source driver equally for all the pixel electrodes.

However, Choi et al. teach a gray scale generator Fig.6 (300) and the compensator for a distortion of common electrode voltage (500) (a distortion of the common electrode voltage V_{com} changes the magnitude of the voltage actually applied to both terminals of the liquid crystal capacitance C_{lc} , the difference between the gray voltage and the common electrode voltage V_{com} , thereby inducing a crosstalk phenomenon that deteriorates the display quality of contiguous pixels (column 1, lines 46-52)).

Thus, it would have been obvious to person of ordinary skill in the art at the time the invention was made to utilize the compensator as taught by Choi et al. in the display disclosed by Bitzakidis et al. because this would provide display quality.

Regarding claim 2, Bitzakidis et al. teach the adjusting means adjusts the potential differences between the pixel electrodes and the common electrode to compensate for effects of variations in drain voltages caused by film transistors (data signal adjustment circuit Fig.1 (40) to the capacitive capacitor Fig.2 (Cs) across the transistor (25).

Regarding claim 4, Bitzakidis et al. teach the adjusting means adjusts the potential differences between the pixel electrodes and the common electrode to compensate for irregularities in DC voltage caused asymmetry in properties between an active matrix substrate and an opposite substrate sandwiching a liquid crystal layer (data signal adjustment circuit Fig.1 (40) to the capacitive capacitor Fig.2 (Cs) across the transistor (25).

Regarding claim 6, Choi et al. teach the voltage divider means is capable of producing a plurality of mutually different sets voltages as the source drive reference voltages one of the sets as outputs (a plurality of resistors that is serially connected between a voltage source and a ground terminal, and divides the voltage of the voltage source, to generate a plurality of gray voltages of different voltage levels (column 3, lines 32-36)).

Regarding claim 10, Bitzakidis et al. teach common electrode signal generator means including switching means only for switching between the ground potential and

the positive power source to provide fixed potential to the common electrode (data signal adjustment circuit Fig.1 (40) to the capacitive capacitor Fig.2 (Cs) across the transistor (25).

Regarding claim 11, Choi et al. teach the common electrode signal generator means is built in the source driver (gray voltage generator Fig.6 (300)).

Regarding claim 12, Bitzakidis et al. teach a liquid crystal display, for use in a liquid crystal comprising a drive circuit display (an active matrix liquid crystal display device having a row and column array of picture elements which each include a switching device and which are driven by a drive circuit via sets of row and column address conductors to which selection and data signals are applied respectively (abstract)),

said drive circuit supplying source signals from a source driver to pixel electrodes through switching by means of thin film transistors according to scan signals from a gate driver (the panel 10 is of a known kind and can be of the type using TFTs or two terminal non-linear devices as switching devices for the picture elements. FIGS. 2A and 2B show respectively the circuit configurations of a typical picture element of a TFT active matrix panel and a two terminal non-linear device active matrix panel. In the former, FIG. 2A, the gate of the TFT, 25, is connected to a row address conductor 14 and its source and drain terminals are connected respectively to a column address conductor 16 and an electrode of a display element 30 (column 6, lines 27-42)),

said drive circuit including adjusting means for adjusting potential differences between the pixel electrodes and a common electrode (data signal adjustment circuit

Fig.1 (40) to the capacitive capacitor Fig.2 (Cs) across the transistor (25). Accordingly, the prior art teaches all the claimed limitations with the exception of providing a voltage level altering means for shifting voltage levels of the source signals supplied by the source driver equally for all the pixel electrodes.

However, Choi et al. teach a gray scale generator Fig.6 (300) and the compensator for a distortion of common electrode voltage (500) (a distortion of the common electrode voltage Vcom changes the magnitude of the voltage actually applied to both terminals of the liquid crystal capacitance Clc, the difference between the gray voltage and the common electrode voltage Vcom, thereby inducing a crosstalk phenomenon that deteriorates the display quality of contiguous pixels (column 1, lines 46-52)).

Thus, it would have been obvious to person of ordinary skill in the art at the time the invention was made to utilize the compensator as taught by Choi et al. in the display disclosed by Bitzakidis et al. because this would provide display quality.

Regarding claim 18, Bitzakidis et al. teach said drive circuit further including common electrode signal generator means including switching means only for switching between the ground potential and the positive power source to provide a fixed potential to the common electrode (the panel 10 is of a known kind and can be of the type using TFTs or two terminal non-linear devices as switching devices for the picture elements. FIGS. 2A and 2B show respectively the circuit configurations of a typical picture element of a TFT active matrix panel and a two terminal non-linear device active matrix panel. In the former, FIG. 2A, the gate of the TFT, 25, is connected to a row address conductor

14 and its source and drain terminals are connected respectively to a column address conductor 16 and an electrode of a display element 30 (column 6, lines 27-42)).

Regarding claim 19, Choi et al. teach the common electrode signal generator means is built in the source driver (gray voltage generator Fig.6 (300)).

Regarding claim 20, Bitzakidis et al. teach the liquid crystal display is one of reflective, opaque, reflective/transparent, or transparent types (a display picture the vertical crosstalk manifests itself most obviously as bands of different luminance extending above and below particularly bright or dark areas of the picture (column 2, lines 29-32)).

Regarding claim 21, Bitzakidis et al. teach electronics, comprising a liquid crystal display including a drive circuit for use display (an active matrix liquid crystal display device having a row and column array of picture elements which each include a switching device and which are driven by a drive circuit via sets of row and column address conductors to which selection and data signals are applied respectively (abstract)),

said drive source driver to means of thin film transistors according to scan signals a liquid crystal circuit supplying source signals from a pixel electrodes through switching by from a gate driver (the panel 10 is of a known kind and can be of the type using TFTs or two terminal non-linear devices as switching devices for the picture elements. FIGS. 2A and 2B show respectively the circuit configurations of a typical picture element of a TFT active matrix panel and a two terminal non-linear device active matrix panel. In the former, FIG. 2A, the gate of the TFT, 25, is connected to a row address conductor 14

Art Unit: 2674

and its source and drain terminals are connected respectively to a column address conductor 16 and an electrode of a display element 30 (column 6, lines 27-42)),

said drive circuit including adjusting means for adjusting potential differences between electrodes and a common electrode (data signal adjustment circuit Fig.1 (40) to the capacitive capacitor Fig.2 (C_s) across the transistor (25). Accordingly, the prior art teaches all the claimed limitations with the exception of providing a voltage level altering means for shifting voltage levels of the source signals supplied by the source driver equally for all the pixel electrodes.

However, Choi et al. teach a gray scale generator Fig.6 (300) and the compensator for a distortion of common electrode voltage (500) (a distortion of the common electrode voltage V_{com} changes the magnitude of the voltage actually applied to both terminals of the liquid crystal capacitance C_{lc} , the difference between the gray voltage and the common electrode voltage V_{com} , thereby inducing a crosstalk phenomenon that deteriorates the display quality of contiguous pixels (column 1, lines 46-52)).

Thus, it would have been obvious to person of ordinary skill in the art at the time the invention was made to utilize the compensator as taught by Choi et al. in the display disclosed by Bitzakidis et al. because this would provide display quality.

Regarding claim 27, Bitzakidis et al. teach said drive circuit further including common electrode signal generator means including switching means only for switching between the ground potential and the positive power source to provide a fixed potential to the common electrode (the panel 10 is of a known kind and can be of the type using

TFTs or two terminal non-linear devices as switching devices for the picture elements. FIGS. 2A and 2B show respectively the circuit configurations of a typical picture element of a TFT active matrix panel and a two terminal non-linear device active matrix panel. In the former, FIG. 2A, the gate of the TFT, 25, is connected to a row address conductor 14 and its source and drain terminals are connected respectively to a column address conductor 16 and an electrode of a display element 30 (column 6, lines 27-42)).

Regarding claim 28, Choi et al. teach the common electrode signal generator means is built in the source driver (gray voltage generator Fig.6 (300)).

Regarding claim 29, Bitzakidis et al. teach the liquid crystal display is one of reflective, opaque, reflective/transparent, or transparent types (a display picture the vertical crosstalk manifests itself most obviously as bands of different luminance extending above and below particularly bright or dark areas of the picture (column 2, lines 29-32)).

Regarding claim 30, Bitzakidis et al. teach the electronics include a mobile wherein telephone, a personal data assistant, a notebook personal computer, a portable television set, and a portable game machine (a television (column 1, line 56).

Allowable Subject Matter

4. Claims 3, 5, 7-9, 13-17 and 22-26 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jean Lesperance whose telephone number is (571) 272-7692. The examiner can normally be reached on from Monday to Friday between 10:00AM and 6:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Patrick Edouard, can be reached on (571) 272-7603.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 273-8300 (for Technology Center 2600 only)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal drive, Arlington, VA, Sixth Floor (Receptionist).


Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the technology Center 2600 Customer Service Office whose telephone number is (703) 306-0377.

Jean Lesperance



Date 10/29/2005

Art Unit 2674



PATRICK N. EDOUARD
SUPERVISORY PATENT EXAMINER